One of the most important inventions in the last century that has deeply impacted human society [1] is the semiconductor heterostructure [2][3][4][5][6]. To form a heterostructure, lattice match (or a very small mismatch) between two adjacent semiconductor materials that allows epitaxial growth of one on top of the other is an essential requirement [7]. Restricted by the stringent requirement, only a few systems of heterostructures can be formed via epi-growth techniques. Despite the great success of lattice-matched heterostructures, forming lattice-mismatched heterostructures has been sought after for over six decades, yet without a solution found.
prevent interdiffusion of the two connected neighboring materials during thermal processing and junction operation. Fourth, it can provide sufficient adhesion force for the two materials. And lastly, it can act as a thermal expansion buffer when the materials are subject to elevated temperatures, e.g., for processing.
To satisfy the above requirements, metallic materials are out of the question because they are gapless materials and holes cannot pass a metal layer. The only candidate left for consideration as the potential interface material is insulators, such as oxides, nitrides, etc. It is known that many types of oxides can effectively passivate various semiconductor surfaces [18] [19] [20] [21] [22] [23] [24] [25] . Since oxides and nitrides have a bandgap, electrons and holes can indeed exist in these materials. They are considered insulators because of their ultra-wide bandgap and few intrinsic charge carriers exist inside them at room temperature. However, when oxides and nitrides are made ultra-thin, charge carriers can pass through via quantum tunneling, which has been known for decades [26] [27] [28] .
While it is well-known that oxides and nitrides can function as passivation materials and their ultrathin form can also function as a tunneling layer, whether their ultrathin form can function as both a passivation and a tunneling layer in between two lattice-mismatched single crystalline semiconductors such that equivalent-to-epitaxial-junction heterojunctions can be realized is unknown and no relevant studies have been found in existing literature.
In this paper, we report using ultrathin oxide (Al2O3) as the interface material to overcome the lattice-mismatch challenges in forming semiconductor heterostructures. We first present an interface theory model to formulate an analytical relation between the ideality factor (n) of a heterostructure p-n junction diode and interface density of states of the heterostructure. Then, we use the Ge/Si (diamond lattice/diamond lattice) heterostructure as an example to detail the fabrication process and interface information, and to analyze the characteristics of Ge/Si p+/ndiodes. We further describe Si/GaAs (zinc blende lattice), GaAs/GaN (hexagon lattice), and Si/GaN heterostructures, with a lattice mismatch of 4.2%, 4.9%, 77.1%, and 70.2%, respectively, that were formed employing the same method to demonstrate the versatility of the approach.
Theory Model
Figure 1 illustrates how the surface states and interface layer jointly influence the energy band alignment and charge carrier transport within a generic heterostructure p-n junction. With an interface layer inserted in between two semiconductors, two interfaces between the interface layer material and the two semiconductors are created at the junction. The surface charge densities at the two interfaces depend on how well each of the two surfaces of semiconductors is passivated.
The charges on the two sides of the interface layer induces a voltage drop across it. For the p-n junction shown in Figure 1a , its net charge distribution is sketched in Figure 1b . To facilitate the analysis, a few reasonable assumptions are made (see SI) along with the depletion approximation. Accordingly, the electric field intensity E(x) and the corresponding potential φ(x) are schematically illustrated in Figure 1c and Figure 1d , respectively. Due to the existence of an electric field within the interface layer, the potential change for aligning the two Fermi levels, EF1 and EF2, (Figure 1e) in the p-n junction is (1) where ψp, ψn, and Vi are the built-in voltages on the p side and n side, and voltage drop on the interface layer, respectively.
Without violating any general principles, in the following analysis, we use a one-sided p+/nGe/Si junction (Na >>Nd) (Fig. 1e) as our example to demonstrate the influence of the interface layer on band alignment. The energy band discontinuities at conduction and valence band, defined by the electron affinity difference, are ∆Ec0 and ∆Ev0, respectively. After the two materials join with the interface layer (Al2O3) in between, the Fermi level is flat to maintain an equilibrium state as shown in Figure 1f . Due to the voltage drop on the interface layer (Fig. 1d) , the band discontinuities at conduction and valence bands become: ;
If the interface layer effectively suppresses the surface states by passivation, the direct tunneling process [29, 30] , rather than traps-assisted tunneling [31], ought to be the primary charge carrier transport mechanism through the interface layer. Considering the relatively large abrupt energy band discontinuity in our heterostructure, the thermionic emission model is the suitable mechanism for current flow across the heterostructure interface [32, 33] .
When a forward bias V is applied to the p-n junction, the built-in potentials ψp and ψn are reduced by ∆ψn and ∆ψp, due to the changes of Qscn (i.e., ∆Qscn) and Qscp (i.e., ∆Qscp) (Fig. 1b) , respectively, to facilitate the charge carrier transport as shown in Figure 1g . ∆ψn and ∆ψp also
subsequently alter the occupation probabilities of the surface states for the semiconductors on both sides, inducing changes of Qssn (i.e., ∆Qssn ) and Qssp (i.e., ∆Qssp) (Fig. 1b) . Together, a change in Vi, ∆Vi, is induced, leading to V = ∆ψn + ∆ψp + ∆Vi. Since it is the ∆ψn and ∆ψp that control current transport rather than based on the thermionic emission model [34] , n is derived as
For a p+/n-junction, ∆ψp is negligible compared to ∆ψn. Combining ∆ =
∆ +∆
with the depletion approximation ∆Qscn/∆ψn = εn/Wn, and ∆Qssn = q∆ψnDssn, by assuming a uniform distribution of surface states across the energy gap, it is found (see SI for the detail) that
where Wi and εi are the thickness and permittivity (εi = ε0εri, εri is relative permittivity of the interface layer material and ε0 is vacuum permittivity) of the interface layer, respectively. is the permittivity (ε0εrn) of the n-type semiconductor. is the depletion width (Fig. 1a) and Dssn (i.e., Dit, which is commonly found in other publications) is the n-side surface density of states. Figure   1h provides a calculated graphic representation of equation (4).
Since Wn >> Wi, equation (4) can be simplified to = 1 + suppressing the surface density of states of the light-doped semiconductor side than the more heavily doped side. Furthermore, for a heterostructure diode with n close to unity, the current density levels under reverse bias should be only determined by the properties of the two-sided bulk semiconductors, independent of the heterostructure interface. As a result, such heterostructure diodes are expected to exhibit optimal rectification ratios and behave like epitaxially grown latticematched diodes.
Ge/Si heterostructure
Although other types of oxides may also be suitable, we adopted Al2O3 as the interface layer for heterostructure demonstrations because of its excellent passivation capability [20, 35 , 36] and outstanding conformal coverage even under very thin thickness using atomic layer deposition (ALD). Figure 2a illustrates the schematic of a p+/n-Ge/Si heterostructure with an ultrathin Al2O3 as its interface. The detailed heterostructure and diode fabrication process flow can be found in Figure S3 . It is noted that the single-crystalline Ge layer in the final heterostructure has no residual strain ( Figure S5 ), despite the large thermal mismatch of Ge and Si. The absence of strain indicates that the interface Al2O3 served as a thermal buffer layer during the thermal bonding process. For each Al2O3 thickness, multiple devices were measured across the sample area in order to obtain a statistical presentation of the device performance. In comparison with the case of no interface Al2O3 ( Fig. 3a) , the Ge/Si diodes with 3 ( Fig. 3b ) and 5 ALD cycles (Fig. 3c) show substantially reduced dark current densities, uniform diode behavior, and exponential forward current characteristics that is well-distinguished from the series resistance-limited region. In contrast, without using Al2O3, the Ge/Si diodes ( Fig. 3a) show scattered J-V behavior. Although some diodes in this group also showed low reverse-bias current density, the forward current densities of these diodes are substantially reduced in comparison to the 3-and 5-cycle cases, which in general indicate poor passivation of the interface region. As the Al2O3 deposition is further increased to 7
and 10 cycles, the J-V plots shows deteriorated uniformity, increased ideality factors, and an early onset of resistance-limited region, which are attributed to decreased and/or possibly non-uniform charge carrier tunneling probability across the interface. The best ION/IOFF ratio at ±1V for the 3-cycle ALD diode is as high as 1.5×10 8 , which is to date the highest value among state-of-the-art
Ge/Si p-n heterojunctions (see Extended Data Table I 
Si/GaAs, GaAs/GaN and Si/GaN heterostructures
To demonstrate the versatility and more-general applicability of the above-described heterostructure formation method, additional heterostructures, Si/GaAs, GaAs/GaN and Si/GaN, consisting of large lattice-mismatched semiconductor material combinations were formed. For
Si/GaAs and Si/GaN, atom inter-diffusion can result in cross doping and contaminations when they make direct contact (without using Al2O3). The melting temperatures of the three materials are also drastically different besides the large differences in their thermal expansion coefficients (see SI). These factors render excessive challenges in realizing intimate chemical bonding of the two crystalline materials using direct bonding. However, using Al2O3 of a few monolayers thick as the interface layer seems to solve the bonding challenges as presented in the following. The detailed fabrication processes of the three types of heterostructures and related diodes are illustrated in Figures S9-11 . For all three cases, 5 cycles of Al2O3 were deposited using ALD. Figures 5b, 5f, and 5j show the J-V characteristics of the p+/n-Si/GaAs, p+/n-GaAs/GaN, and p+/n-Si/GaN diodes, respectively. All three types of diodes show practically ideal diode behaviors, i.e., exponential forward current characteristics versus bias voltage and low current under reverse bias. The ideality factors of the Si/GaAs, GaAs/GaN, and Si/GaN diodes are 1.07, 1.13, and 1.14, respectively. The estimated interface trap densities (Dss) of the three diodes are 
Conclusions
In summary, we demonstrated the highly-desired lattice-mismatched heterostructures by employing ultrathin oxide as an interface layer. It is anticipated that, based on the technical approach, a much larger capacity for material combinations than the lattice-matched ones can be further explored for prospective fabrication of a myriad of newfangled devices and systems. In the near future, solving fundamental materials challenges (e.g. doping) in wide bandgap semiconductors using this approach may be worth exploring. 
Competing interests
The authors declare no competing financial interests.
Data availability
The datasets generated and analyzed in this article are available from the corresponding author on reasonable request. 
METHODS
Here we describe in detail the growth of epitaxial substrates, the preparation of single crystalline Ge, Si, and GaAs membranes, and fabrication of Ge/Si, Si/GaAs, GaAs/GaN, and Si/GaN heterostructures and their p+/n-diodes. We also describe the characterizations of the heteterostructure diodes.
Growth of epitaxial substrates. The n-/n+ (500 nm/400 nm) Si epilayer (Fig. 2a) was purchased from Lawrence Semconductor Research Lab. The n-/n+ (500 nm/500 nm) GaAs epilayer (the inset of Fig. 4b ) was grown using a metalorganic chemical vapor deposition (MOCVD) system. The n-/n+ (130 nm/1.45 µm, the insets of Fig. 4f and 4j ) GaN layer was purchased from Cree, Inc.
Fabrication of Ge/Si heterostructure and p+/n-diodes. Germanium-on-insulator (GeOI) wafers of 4" in diameter were fabricated using previously described procedures (Ref. Ge membrane sitting on the Si handling substrate was ready for transfer after drying.
The n-/n+ Si epilayer (Fig. 2a) substrate was cleaned following standard cleaning procedures.
Native oxide on the wafer surface was removed using diluted (1:10) HF solution followed by a thorough deionized water rinse. The sample was dried in a nitrogen environment and loaded into a nitrogen-filled glove box integrated with an Ultratech/Cambridge Nanotech Savannah S100 atomic layer deposition (ALD) system. The ALD chamber was pre-heated to 200℃ and pumped down to vacuum (<0.1 mTorr) after the sample was loaded. During the ALD process, trimethylaluminum (TMA) and water vapor were pulsed separately into the ALD chamber for 0.015 second each, and separated by 5 second nitrogen gas purging. The Al2O3 growth rate was ~0.1 nm per cycle. After ALD deposition, the released p+ Ge membrane was transferred to the The p+/n-diode fabrication using the heterostructure began with anode patterning on top of the p+ Ge layer using photolithography, electron-beam evaporation of Ni/Au (10/100 nm), and a lift-off process. Using the anode metal as a mask, the p+ Ge and n-Si layers were etched using the PT790 RIE plasma etcher with gas flow rates of SF6: 8 sccm and O2: 1 sccm, pressure of 6 mTorr, and power of 30 W until the n+ Si layer was exposed. Cathode metals of Ti/Au (10/100 nm) were formed on the n+ Si layer using the same method as the anode metal. Covering the diode area with photoresist, the n+ Si layer was etched away using RIE to reach the Si substrate for device isolation.
A 500 nm SiO2 layer was deposited using plasma-enhanced chemical vapor deposition (PECVD) for device passivation, followed by via opening using photolithography and RIE (CF4: 45 sccm, The n-/n+ GaAs epi layer was cleaned following standard cleaning procedures for GaAs.
Native oxide was removed by immersing the sample in NH4OH:H2O (1:5) and diluted (1:10) HF solutions each for 1 minute. After the sample was loaded into an ALD chamber, TMA precursor flow for five cycles was used to remove native oxide, followed by five cycles of Al2O3 deposition.
The released p+ Si membrane was transferred to the Al2O3-coated n-/n+ GaAs using the same method as that used for Ge membrane. An RTA procedure was carried out at 350℃ for 5 min in a nitrogen environment to finish the heterostructure fabrication. Using the similar method as Ge/Si diode fabrication, p+/n-Si/GaAs diodes were fabricated. The anode metals (Ti/Au: 20/200 nm)
were formed on the p+ Si layer. After etching away the p+ Si layer using the PT790 RIE plasma etcher (SF6: 67 sccm, O2: 5 sccm, pressure: 15 mTorr, and power: 100 W) and the n-GaAs layer using an inductive coupled plasma (ICP) etcher (PT770ICP, BCl3/Ar: 10/5 sccm, pressure: 20 mTorr, plasma power: 56 W, and inductor power: 500 W) with the anode metal as a mask, the n+ GaAs layer was exposed. Cathode metals (Pd/Ge/Au: 30/40/200 nm) were formed on the n+ GaAs layer, followed by a thermal anneal at 400℃ for 30 seconds in an ambient forming gas (H2/N2: 5%/95%) to form an ohmic contact. The diodes were passivated by coating a 8 nm thick Al2O3 using ALD at 250 ℃.
Fabrication of GaAs/GaN heterostructure and p+/n-diodes. The 100 nm epitaxial p+ GaAs layer (Fig. 4f) was grown on top of a sacrificial Al0.95Ga0.05As layer which was in turn grown on a GaAs substrate using MOCVD. After forming etching holes using photolithography and ICP etching, the p+ GaAs membrane was released by immersing the sample in a diluted HF (1:100) To fabricate p+/n-GaAs/GaN diodes, the n-GaN layer of the n-/n+ GaN epilayer substrate was selectively etched with photoresist as a mask to protect the remaining part of the n-GaN, using an ICP etcher (BCl3/Cl2/Ar: 10/16/3 sccm, pressure: 4 mTorr, plasma power: 100 W, and inductor power: 500 W) until the desired regions of the n+ GaN layer were exposed. After dry etching, the photoresist was stripped off. Following standard cleaning procedures and a native oxide-removal procedure, the samples were loaded into the ALD chamber where Al2O3 was deposited for five cycles. Cathode metals (Ti/Al/Ti/Au: 20/100/45/250 nm) were then formed on the exposed n+ GaN layer, followed by thermal annealing at 600℃ for 30 seconds and 800℃ for 30 seconds in ambient forming gas (H2/N2: 5%/95%). The PDMS-picked GaAs membrane was then transferred to the top of the n-GaN regions (previously protected with photoresist), followed by thermal annealing at 400 ℃ for 5 minutes to form chemical bonding. Anode metals (Pt/Ti/Pt/Au: 10/40/10/250 nm) were then deposited on the p+ GaAs layer. A thermal anneal at 375℃ for 40 seconds was carried out in ambient forming gas (H2/N2: 5%/95%) to form ohmic contact.
Fabrication of Si/GaN heterostructure and p+/n-diodes. The Si/GaN heterostructure p+/ndiode fabrication process is identical to that of the GaAs/GaN diodes. The Si membrane used here was the same as the one used in Si/GaAs heterostructure fabrication. The thermal annealing procedure to form chemical bonding between p+ Si and n-GaN was carried out at 500℃ for 5 minutes. The anode metals (Ni/Au: 10/200 nm) were deposited on Si.
Electrical characterizations of the diodes. The I-V characteristics of the diodes were measured using a Keithley 4200-SCS semiconductor characterization system at room temperature (RT) and elevated temperatures by heating the sample stage. C-V characteristics of the p+/n-junctions were measured using Keysight Technologies E4980A precision LCR meters at RT. 
